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Abstract—SiC devices have recently been demonstrated and
utilized in many different multilevel topologies. Active neutral
point clamped (ANPC) converter is one of those topologies, where
the use of SiC devices can significantly increase the converter
power density and reduce the output filter size. In order to
achieve this, the control algorithm needs to be tailored to utilize
the advantages of each power device technology. Therefore, the
control strategies which could produce the optimum results for
Si based ANPC might not be the optimum choice for hybrid
configuration, where Si and SiC devices are mixed. In this paper,
it is presented how different pulse-width-modulation (PWM)
based algorithms, originally proposed for Si ANPC converters,
affect the loss and junction temperature distribution of a hybrid
ANPC converter. The analysis includes the inverter and rectifier
operation mode, as well as a high and low modulation index op-
eration. The device junction temperatures distribution is verified
using an open module 3-level hybrid ANPC prototype.
Index Terms—Active Neutral Point Clamped converter
(ANPC), carrier based modulation, hybrid power stage, mul-
tilevel converter, SiC, thermal distribution
I. INTRODUCTION
Multilevel topologies like neutral point clamped converters
suffer from unbalanced thermal stress distribution i.e. some
devices are utilized more often and thus have to endure very
high switching stress [1], [2]. One of the solutions, which can
mitigate the aforementioned problem, is the introduction of
SiC MOSFETs in the converter topology like demonstrated
for hybrid ANPC (H-ANPC) converter in [3]. SiC MOSFETs
have reduced switching losses compared to IGBT Si devices,
therefore they will operate with a lower temperature.
Depending on which switching frequency the devices are
operated and between which devices the commutations occur
in the control strategy, there are big differences in the dis-
tribution of losses. This can be seen for a full SiC ANPC
like in [4] and for full Si ANPC in [5]. For a H-ANPC,
where a mix of different device technologies is used, this will
have an even larger effect on the stress distribution. Therefore,
the control algorithm needs to be adapted to correctly utilize
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Fig. 1: One phase leg of the H-ANPC converter with SiC
MOSFETs (Ta2, Ta3) as inner devices.
the advantages of the SiC devices. In recent publications,
the effects of different modulation strategies on the stress
distribution, with the most focus on the efficiency, have been
analysed in [6]–[10]. From a comparison performed in [6]
it can be noticed that for different hybrid configurations the
choice of modulation strategy will influence the efficiency of
the converter and the thermal stress distribution characteristics.
The authors in [10] focus on the development of a PWM
method that can reduce the commutation loops and losses
in a 4-device SiC ANPC. In [8] a modulation strategy that
can efficiently utilize the advantages of the SiC devices to
reduce the losses of a 5-level H-ANPC is proposed. However,
it needs to be mentioned that most of these publications focus
only on one operational point of the converter and they use
discrete devices. Applications like motor drives or energy
storage systems will typically also require a reverse power
flow or operation under lower modulation index. Thus, before
selecting the control algorithm for the hybrid topology these
operating points also need to be analysed.
In this paper focus will be on the H-ANPC topology with
two SiC MOSFETs as the inner devices like shown in Fig.











Fig. 2: Schematics of the 3-phase converter system configu-
ration.
lower cost than a four SiC device H-ANPC discussed in [6].
However, the thermal balance characteristics of the two SiC
device H-ANPC is not optimal. By finding a control algorithm
that could improve the thermal unbalance, this disadvantage
could be removed. Therefore, a comparison of four different
modulation strategies will be performed in this paper: PWM2
and PWM3 from [11], loss balancing control, which utilizes
a temperature feedback [1] and splitting switching the loss
distribution (SSLD) PWM which was proposed in [12]. Some
of them, like PWM2 have already shown very high efficiency
for the H-ANPC in the inverter mode of operation and high
modulation index [3]. For others an application to an H-ANPC
has not yet been investigated. The focus points of the compar-
ison will be the temperature distributions, efficiency and the
total harmonic distortion (THD) of the voltage, considering
different operating conditions.
The structure of the paper is as follows. In the Section II the
working principle and implementation of the four modulation
strategies are presented. Afterwards, analysis of the thermal
distribution, efficiency and harmonic distortion of the output
voltage for the strategies is conducted in Section III. In
Section IV the temperature distribution of the PWM2 strategy
is validated on an open module 3-level H-ANPC prototype.
Future work and conclusions are given in the final section.
II. CONTROL STRATEGIES
Four different control strategies will be used to control the
H-ANPC. The difference between the control strategies is in
the way they utilize the 8 possible switching states available
for each leg of the ANPC topology [13]. From the 8 switching
states, 4 will connect the leg output to the neutral point
(0L1, 0L2, 0U1, 0U2), 2 will connect to the positive DC-
link voltage (p1, p2) and 2 to the negative (n1, n2) as shown
in Table I. While selecting the control strategies, the PWM
strategies, which do not fit the hybrid configuration from Fig.
1, were eliminated from the selection. Those strategies would
for example switch the SiC devices with 50 Hz frequency and
the Si devices with much higher frequency resulting in high
switching losses (see PWM1 and modifications in [10], [11],
[13], [14]).
A. PWM2 algorithm
The first control strategy PWM2 is using two phase and
amplitude shifted carriers to generate the PWM signals. As
TABLE I: Switching states of the three level ANPC converter.
State T1 T2 T3 T4 T5 T6
p1 1 1 0 0 0 1
p2 1 1 0 0 0 0
0L1 1 0 1 0 0 1
0L2 0 0 1 0 0 1
0U1 0 1 0 1 1 0
0U2 0 1 0 0 1 0
n1 0 0 1 1 1 0
n2 0 0 1 1 0 0
shown in [3] by using this algorithm, the inner devices are
switched with the carrier frequency, while the other 4 devices
are switching with much lower frequency. The generation of
the switching signals is shown in Fig. 3a for the case when the
reference signal is positive and in Fig. 3b for the case when
the reference signal is negative. The duty cycle of the inner
device T2 is equal to the reference signal, while the outer
device T1 and clamping device T6 are turned on the whole
half cycle. Switching signals for the devices T3, T4 and T5
are obtained by inverting the control signals of T2, T1 and T5.
This makes the PWM2 algorithm implementation to be the
simplest algorithm which is evaluated in this paper.
B. SSLD PWM algorithm
The next control strategy, SSLD PWM was developed by
modifying the PWM2 to achieve a better loss distribution
[12]. The transition from zero voltage level to +Vdc/2 or
−Vdc/2 is the same as in the PWM algorithm. The difference
is found in the introduction of a short intervals 0+out and
0−out after the transition from +Vdc/2 voltage level to zero
voltage and −Vdc/2 voltage level to zero voltage, where both
inner devices (T2, T3) are conducting at the same time. The
generated switching signals are shown in Fig. 4. It can be
observed that for the SSLD PWM algorithm, control signals
for the switches T3, T4 are no longer obtained by inverting the
control signals of T2, T1.
C. PWM3 algorithm
The third control strategy is PWM3 or also called double
frequency PWM [11]. This strategy is using two phase shifted
carriers. Due to the fact that the reference waveform has
two intersections with the carrier signal during one switch-
ing period, the natural doubling of the switching frequency
is obtained. In Fig. 5a and Fig. 5b the generation of the
switching signals for positive reference value and the negative
reference value can be observed. Compared to the PWM2 it
can be noticed that PWM3 is using all 4 different switching
combinations (0U2, 0L1, 0L2, 0U1) to obtain the zero voltage
level. Different zero voltage vectors are used for the period of
positive reference value and different for the negative reference
value. The transitions from zero voltage level to +VDC/2
or vice versa are arranged so that only one switch changes
















































(b) For negative reference signal value.
Fig. 3: Generation of the switching signals for the three level
ANPC converter using the PWM2 algorithm. c1, c2 are carrier
signals.
voltage level to −VDC/2. This ensures a minimization of the
switching losses. It can also be detected that for the PWM3
the switching signal for switch T4 is no longer equal to the
inverted switching signal of T1 like in the PWM2 algorithm.
Moreover, all devices of the ANPC converter are now operated
as high frequency switches.
D. LBC algorithm
The fourth strategy is focusing on balancing the thermal
stress of the inner and outer devices of the ANPC con-
verter. It requires a more advanced implementation as it is
using the device temperatures to select the correct switching
combination, which will produce the junction temperature
balance of the most stressed devices [1]. The temperature
feedback can be obtained either by using a thermal model
of the devices or directly by sensing the device temperatures.


















































(b) For negative reference signal value.
Fig. 4: Generation of the switching signals for the three level
ANPC converter using the SSLD algorithm. c1, c2 are carrier
signals.
algorithm is using a look up table to select one of the four
zero voltage switching combinations. As input variables the
control algorithm requires the device junction temperatures
(T1, T2, T3, T4, D1, D2, D3, D4), commutation type and the
converter output current direction. The look up table that is
used for selecting the most suitable zero voltage switching
combination is explained in more detail in [1].
One more control algorithm that could potentially be im-
plemented is the adjustable losses distribution proposed in
[15]. However, the strategy requires finding the correct stress-
out/stress-in interval ratio to obtain the balance, which would
just like the LBC algorithm require a temperature feedback.
III. THERMAL DISTRIBUTION, EFFICIENCY AND THD
ANALYSIS
For the analysis of the presented modulation strategies for
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(b) For negative reference signal value.
Fig. 5: Generation of the switching signals for the three level
ANPC converter using the PWM3 algorithm. c1, c2 are carrier
signals.
distribution, efficiency and total harmonic distortion. For this
purpose, a simulation model of the converter system shown
in Fig. 2 was created using Plecs Blockset and semiconductor
device data sheets. The losses are calculated in Plecs by using
a look-up table. The look-up table is fed with the information
about conduction and switching losses from the device data
sheets. Afterwards the losses are used as an input to a thermal
network, which is based on the Foster model. The parameters
of the converter system model are summarized in Table II.
A. Thermal distribution
The thermal distribution is first analysed considering power
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Fig. 6: Generation of the switching signals for the three level
ANPC converter using the LBC algorithm.
TABLE II: System parameters.
Parameter Value
DC-link voltage (Vdc) 700 V
Output filter (Cf , Lf ) 15 µF, 2.4 mH
Nominal power 37 kW
Switching frequency 32 kHz
Modulation index 1, 0.5
Power factor 1, -1
7b, PWM2 presents lower temperatures in the outer devices
for both modulation indexes (MI), due to the lower switching
frequency. PWM3, in turn, shows a better balancing between
internal and external devices and therefore, also a reduced tem-
perature of the most stressed device. Considering the thermal
balancing, LBC achieves the best performance at MI = 1, due
to its closed-loop solution, yet higher losses due to the higher
switching frequency of the external IGBT devices (T1, T4).
The SSLD PWM, however, has the worst thermal distribution
and, consequently, the highest thermal stress under inverter
mode. This is due to the fact that by introducing the sharing
of switching losses between the inner and outer device while
operating at a high switching frequency, the outer device was
put under too high switching stress. In the rectifier mode this
effect was not present due to the low utilization of the outer
devices. Another interesting point is that LBC does not achieve
a perfect balancing for reduced modulation index even with a
temperature feedback. In this structure, the body diode is used,
which affects the MOSFET temperature and, consequently,
the thermal distribution. Therefore, in order to achieve a
perfect balancing in H-ANPC converters a modification on
the traditional LBC algorithm is required [1].
The thermal balancing results for the H-ANPC converter
operating rectifier mode are shown in Figs. 8a and 8b. As
demonstrated, the lower switching frequency of the outer
devices is also effective in this working condition, and PWM2
has the lowest thermal stress among the compared strategies.
In this condition, the SSLD PWM has shown the second
best thermal performance, whereby its highest thermal stress
TABLE III: Maximum junction temperature and temperature unbalance for different control algorithms, modulation indexes
and operation modes (∆TjT2,T1 = TjT2 − TjT1,∆TjT2,D1 = TjT2 − TjD1).
Inverter mode Rectifier mode
MI = 1 MI = 0.5 MI = 1 MI = 0.5
Algorithm Tjmax (◦C) ∆TjT2,T1 (◦C) Tjmax(◦C) ∆TjT2,T1 (◦C) Tjmax(◦C) ∆TjT2,D1 (◦C) Tjmax(◦C) ∆TjT2,D1 (◦C)
PWM 2 109.7 11.3 124.4 13.9 116.1 8.6 97.8 13.6
PWM 3 114 -2.5 118.9 7.2 126.2 2.7 115.4 11.8
SSLD 125.9 -3.8 136.5 13.6 123.8 0.4 104.8 7.3
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(b) MI = 0.5, cos φ = 1.
Fig. 7: Thermal analysis for the H-ANPC converter consid-
ering different modulation strategies and modulation indexes
for power flow to the load (inverter mode).
is smaller than PWM3 and LBC. Overview of the thermal
distribution for all control algorithms in different operating
conditions is given in Table. III.
B. Efficiency and THD analysis
The total harmonic distortion and efficiency analysis are
shown in Fig. 9. As it can be seen, PWM2 shows the
best efficiency and most reduced THD due to the optimum
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(b) MI = 0.5, cos φ = −1
Fig. 8: Thermal analysis for the H-ANPC converter consid-
ering different modulation strategies and modulation indexes
for reverse power flow (rectifier mode).
also demonstrates good efficiency and reduced THD for H-
ANPC converters. The lowest score both in efficiency and
harmonic distortion was obtained for the SSLD PWM, which
was expected after the thermal distribution showed the highest
device junction temperatures for the inverter mode. Thus, for
the H-ANPC topology in terms of efficiency and harmonic
distortion, PWM2 is the best choice. However, it needs to
be mentioned that the PWM3 due the natural doubling of




































Fig. 9: Total harmonic distortion and efficiency analysis for
different modulations, MI = 1 and cos φ = 1.
switching frequency to make a fair comparison of the harmonic
distribution with the PWM2 algorithm.
IV. EXPERIMENTAL VALIDATION
The experimental validation of the PWM2 algorithm, which
showed the highest efficiency and lowest harmonic distortion,
will be performed on a three level H-ANPC prototype as
shown in Fig. 10a. For the measurements of the device
temperatures for single phase module of the H-ANPC, a high
resolution Ifratec ImageIR 8300 camera was used [16]. The
control algorithm is implemented in the dSpace MicroLabBox
DS1202 control platform. A connector board is used to inter-
face the gate signals coming from control platform to the optic
fibre cables connected to the converter board. In order for the
device temperatures to reach steady state, the IR snapshot was
performed after 10 minutes of the converter operation.
In Fig. 10b an IR snaphot of the devices T3, T4 and T5 can
be seen. As shown in the simulations, the hottest device is
the SiC MOSFET (T3), which is switching with 32 kHz. 5◦
difference in junction temperature can be observed between the
inner and outer devices. In terms of utilizing the advantages
of topology devices, the PWM2 strategy is taking advantage
of the good high switching frequency characteristics of SiC
devices. However in terms of thermal distribution there exist
(a) Prototype with IR camera used for recording the junction temper-
atures.
(b) IR snapshot of the one phase ANPC open module using the PWM2
algorithm (io=35 A, Vdc=250V).
Fig. 10: Experimental set-up for validation of control strate-
gies for hybrid ANPC converter.
an unbalance in the junction temperatures of the inner and
outer devices. A temperature difference of 5◦ can have a high
impact on the expected lifetime of the devices as shown in
[17].
V. CONCLUSION
The comparison of the four different modulation strategies
for H-ANPC showed that PWM2 modulation will produce the
lowest losses, provide the highest efficiency and lowest voltage
THD for both inverter and rectifier mode and high and medium
modulation indexes. However, unbalanced loss distribution is
one of the PWM2 disadvantages. This was also confirmed in
the thermal measurements of the H-ANPC open module under
inverter mode. On the other hand, PWM3 has a much better
stress distribution balance than PWM2. A perfect balance of
the inner and outer device junction temperatures is achieved
using the LBC algorithm in the case of the inverter mode and
high modulation index. However, a perfect balancing is not
achieved for a lower modulation index. SSLD PWM did not
perform well for inverter mode.
As the obtained results showed that a single PWM modu-
lation did not provide a balanced distribution in all converter
operation points, a combination of the analysed PWM mod-
ulations could be used according to the operating point to
improve the balance.
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